您现在的位置:维库电子市场网 > 元器件 > 集成电路(IC) > 处理器MPU

APA300-CQ208B

APA300-CQ208B
APA300-CQ208B
  • 型号/规格:

    APA300-CQ208B

  • 品牌/商标:

    Microsemi/美高森美

  • 封装:

    CQFP-208

  • 批号:

    17+

  • PDF资料:

    点击下载PDF

普通会员
  • 企业名:深圳市冠亚通电子科技有限公司

    类型:贸易/代理/分销

    电话: 0755-82584853

    手机:13692104516

    联系人:易小姐 辛先生 兰先生 周先生

    QQ: QQ:786015086

    邮箱:szguanyatong88@163.com

    地址:广东深圳深圳市福田区华强北路深纺大厦A座903

商品信息

Features and Benefits High Capacity Commercial and Industrial • 75,000 to 1 Million System Gates • 27 k to 198 kbits of Two-Port SRAM • 66 to 712 User I/Os Military • 300, 000 to 1 million System Gates • 72 k to 198 kbits of Two Port SRAM • 158 to 712 User I/Os Reprogrammable Flash Technology • 0.22 μm 4 LM Flash-Based CMOS Process • Live At Power-Up (LAPU) Level 0 Support • Single-Chip Solution • No Configuration Device Required • Retains Programmed Design during Power-Down/Up Cycles • Mil/Aero Devices Operate over Full Military Temperature Range Performance • 3.3 V, 32-Bit PCI, up to 50 MHz (33 MHz over military temperature) • Two Integrated PLLs • External System Performance up to 150 MHz Secure Programming • The Industry’s Most Effective Security Key (FlashLock®) Low Power • Low Impedance Flash Switches • Segmented Hierarchical Routing Structure • Small, Efficient, Configurable (Combinatorial or Sequential) Logic Cells High Performance Routing Hierarchy • Ultra-Fast Local and Long-Line Network • High-Speed Very Long-Line Network • High-Performance, Low Skew, Splittable Global Network • 100% Routability and Utilization I/O • Schmitt-Trigger Option on Every Input • 2.5 V/3.3 V Support with Individually-Selectable Voltage and Slew Rate • Bidirectional Global I/Os • Compliance with PCI Specification Revision 2.2 • Boundary-Scan Test IEEE Std. 1149.1 (JTAG) Compliant • Pin Compatible Packages across the ProASICPLUS Family Unique Clock Conditioning Circuitry • PLL with Flexible Phase, Multiply/Divide and Delay Capabilities • Internal and/or External Dynamic PLL Configuration • Two LVPECL Differential Pairs for Clock or Data Inputs Standard FPGA and ASIC Design Flow • Flexibility with Choice of Industry-Standard Front-End Tools • Efficient Design through Front-End Timing and Gate Optimization ISP Support • In-System Programming (ISP) via JTAG Port SRAMs and FIFOs • ACTgen Netlist Generation Ensures Optimal Usage of Embedded Memory Blocks • 24 SRAM and FIFO Configurations with Synchronous a

联系方式

企业名:深圳市冠亚通电子科技有限公司

类型:贸易/代理/分销

电话: 0755-82584853

手机:13692104516

联系人:易小姐 辛先生 兰先生 周先生

QQ: QQ:786015086

邮箱:szguanyatong88@163.com

地址:广东深圳深圳市福田区华强北路深纺大厦A座903

提示:您在维库电子市场网上采购商品属于商业贸易行为。以上所展示的信息由卖家自行提供,内容的真实性、准确性和合法性由发布卖家负责,请意识到互联网交易中的风险是客观存在的。请广大采购商认准带有维库电子市场网认证的供应商进行采购!

电子元器件产品索引: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9