74HC74D

74HC74D

74HC74D

General description

The 74HC74 and 74HCT74 are dual positive edge triggered D-type flip-flop. They have

individual data (nD), clock (nCP), set (nSD) and reset (nRD) inputs, and complementary

nQ and nQ outputs. Data at the nD-input, that meets the set-up and hold time

requirements on the LOW-to-HIGH clock transition, is stored in the flip-flop and appears at

the nQ output. Schmitt-trigger action in the clock input, makes the circuit highly tolerant to

slower clock rise and fall times. Inputs include clamp diodes that enable the use of current

limiting resistors to interface inputs to voltages in excess of VCC.

74HC74D

2. Features and benefits

 Input levels:

 For 74HC74: CMOS level

 For 74HCT74: TTL level

 Symmetrical output impedance

 Low power dissipation

 High noise immunity

 Balanced propagation delays

 Specified in compliance with JEDEC standard no. 7A

 ESD protection:

 HBM JESD22-A114F exceeds 2000 V

 MM JESD22-A115-A exceeds 200 V

 Multiple package options

 Specified from 40 C to +85 C and from 40 C to +125 C

企业名：深圳市华之电科技有限公司

类型：贸易/代理/分销

电话： 0755-23884658

手机：13822060018

联系人：陈先生

QQ：

微信：

邮箱：3005133872@qq.com

地址：广东深圳深圳市福田区振华路飞亚达大厦西座925-926室